

PMDLINK - BRIDGING THE GAP BETWEEN DPDK AND HARDWARE PACKET PROCESSING

**Rubens Figueiredo^{1,3}, Andreas Kassler^{2,3},
Hagen Woesner¹, Holger Karl⁴, Nic Hart¹**

¹BISDN GmbH,

²Deggendorf Institute of Technology,


³Karlstad University,

⁴Hasso-Plattner-Institute

April 4, 2025


COMMODITY HARDWARE AND PACKET PROCESSING OFFLOADS

- ▶ Software-based packet processing struggles at high speeds





COMMODITY HARDWARE AND PACKET PROCESSING OFFLOADS

- ▶ Software-based packet processing struggles at high speeds
- ▶ Hardware offload as candidate to improve performance
 - Programmable ASIC
 - smartNIC
 - **Commodity Hardware**
- ▶ How to leverage commodity hardware NIC features to improve performance of the VNF?




DPDK AS INTERFACE TO NIC



What was our issue? rte_tm implementation of IAVF Traffic Manager is *restricted*

DPDK AS INTERFACE TO NIC


Our approach Direct hardware offload API through PMDlink



ADDRESSING THE MISSING PIECES


LEGACY AND SWITCHDEV MODES

- ▶ eSwitch: hardware component inside modern NICs
- ▶ **Legacy mode:** Limited offloads (MAC/ VLAN)
- ▶ **Switchdev:**
 - Advanced offload enabled
 - In Intel E810, *Hierarchical QoS*



ADDRESSING THE MISSING PIECES

EXTENDING DPDK AND INTEL DRIVERS



► **Problem** RTE_TM only allows for IEEE 802.1 Qaz (ETS)¹ configuration

► **Additions**


1. Add `rte_eth_dev_send_vf_msg` and similar method in IAVF driver
2. Modify ice kernel driver to accept HQoS messages.

¹Enhanced Transmission Selection: <https://1.ieee802.org/dcb/802-1qaz/>

IMPACT OF BACKGROUND TRAFFIC ON HIGH-PRIORITY LATENCY

EXPERIMENTAL RESULTS

How to achieve high-throughput and low latency packet processing on *commodity hardware*?





Traffic Profile	Details	Packet Size
HP	1 Gbps	178 B
Background	10-95 Gbps	1518 B

IMPACT OF BACKGROUND TRAFFIC ON HIGH-PRIORITY LATENCY

EXPERIMENTAL RESULTS

How to achieve high-throughput and low latency packet processing on *commodity hardware*?



Takeaway: SR-IOV *and* hardware-acceleration for fast packet processing.

Hierarchical QoS executed at hardware speeds without sacrificing flexibility.

CHALLENGES OF HARDWARE INTEGRATION

FUTURE WORK

- ▶ Expressiveness of existing API implementations
- ▶ Other hardware functionality, such as header processing, parsing, matching, ...
- ▶ Compatibility with smartNIC, other PMD

CONCLUSION

FOR NOW

PMDlink as a generic API for hardware configuration

Combining

- ▶ *Flexibility* of software processing, and
- ▶ *Performance* of hardware execution.